

Table of Content

Page 1	Cover
Page 2	Block Diagram
Page 3	PWR TREE
Page 4	CPU PWR
Page 5	LPDDR4
Page 6	CPU IO
Page 7	CPU PHY
Page 8	CPU MISC
Page 9	eMMC/NAND/TF/QSPI
Page 10	PMIC
Page 11	BOOT CFG
Page 12	USB
Page 13	HDMI
Page 14	CODEC
Page 15	Ethernet
Page 16	WiFi/BT
Page 17	PCIe
Page 18	MIPI/DSI/CSI
Page 19	MicroSD/IR/LED/BTN
Page 20	Debug
Page 21	EXP CN
Page 22	NOTE
Page 23	IOMUX
Page 24	
Page 25	
Page 26	
Page 27	
Page 28	
Page 29	

Revision History


Rev. Code	Date	By	Description
A	2018-09-06	Javen	1 Revision preliminary version
A1	2019-03-12	Javen	1 Replace PTN5110DHQ with PTN5110NHQZ for U907 Replace PTN36043BX with PTN36043ABX for U901 DNP R905,R909,R910,R911 DNP 280-76498(BH1401-BH1404) Update U101 with new PN MIMX8MQ6DVAJZAB Update U1602 to IRM-V538M3/TR1

1. Unless Otherwise Specified:
- All resistors are in ohms, 10%, 1/8 Watt,0603  
All capacitors are in uF, 20%, 50V,0603  
All voltages are DC  
All polarized capacitors are aluminum electrolytic
2. Interrupted lines coded with the same letter or letter combinations are electrically connected.

3. Device type number is for reference only. The number varies with the manufacturer.
4. Special signal usage:  
\_B Denotes - Active-Low Signal  
<> or [] Denotes - Vectored Signals
5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.

Preliminary - Subject to Change without Notice!


This board was designed for maximum flexibility in software development and demonstrates multiple functions possible with i.MX processors. Although best design practices have been applied, some areas may not be suitable for a mass-production design.


		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
<small>This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.</small>			
Designer: <JV>		ICAP Classification: CP: IUD: X PUB:	
Drawing Title: <JV>		<b>MCIMX8M-EVKB</b>	
Drawn by: <JV>		Page Title: <b>Title and Rev History</b>	
Approved: <Approver>		Size C	Document Number SCH-38820 PDF: SPF-38820
Date: Thursday, April 25, 2019		Sheet 1	Rev A1
		of 23	


# i.MX8M EVK BLOCK DIAGRAM

##### MCIMX8M-EVKB #####

SoC: MIMX8MQ6DVAJZAA



		<b>Microcontroller Product Group</b>	
6501 William Cannon Drive West Austin, TX 78735-8598			
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification: CP: IUD: X PUB:			
Designer: <JW>	Drawing Title: <b>MCIMX8M-EVKB</b>		
Drawn by: <JW>	Page Title: <b>Block Diagram</b>		
Approved: <Approver>	Size C	Document Number SCH-38820 PDF: SPF-38820	Rev A1
Date: Thursday, April 25, 2019		Sheet 2 of 23	




# MCIMX8M-EVK Board PWR TREE







This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

Designer: <JW>		Drawing Title: <b>MCIMX8M-EVKB</b>		ICAP Classification: GP:		IUC: X PUB:	
Drawn by: <JW>		Page Title: <b>CPU PWR</b>					
Approved: <Approver>		Size C	Document Number SCH-38820 PDF: SPF-38820				
Date: Thursday, April 24, 2015		Sheet 4 of 23					




# LPDDR4



LPDDR4 Power supply voltage ramp

RESET\_n is held LOW.  
VDD1 ≥ VDD2  
VDD2 ≥ VDD0

		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78735-6588	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification:		CP:	IJG: X PUBL:
Designer: <JW>	Drawing Title: <b>MCIMX8M-EVKB</b>		
Drawn by: <JW>	Page Title: <b>LPDDR4</b>		
Approved <Approver>	Size C	Document Number SCH-38820 PDF: SPF-38820	Rev A1
Date: Thursday, April 24, 2019		I Sheet 5 of 23	

U101H  
**i.MX8M - NAND**

ENET MDC  
ENET ANDIC

The diagram shows two digital signals, SD1\_CLK and SD1\_CMD, over time. SD1\_CLK is a periodic square wave. SD1\_CMD is a single pulse that occurs during one of the clock cycles.



CLK	SAI1_M
XFS	SAI1_T



UART  
UART



- Internal pullup resistors 27 kOhm;
- Internal pulldown resistor of 90kOhm is always enabled

NXP and shall not be used for engineering  
without the express written permission of N

ICAP Classification	CP	IIQ	X	PUBI
---------------------	----	-----	---	------

0: \_\_\_\_\_

MCIMX8M-EVKB


Drawn by: CJW	Page Title: CRU 10
------------------	-----------------------

SFC 10	
Approved:	Size   Document Number

Approvers:	Case:	Document Number:
<Approver>	C	SCH-38820 PDF: SPF-38820

Date:	Thursday, April 25, 2019	Sheet	6	of	23
-------	--------------------------	-------	---	----	----







---




# i.MX8M PHY





USB\_RESREF: Attach a 200-Ω 1% 100-ppm/°C precision resistor-to-ground on the board.  
MIFIDSI\_REXT: 15k-Ω  
PCI1E: 200-Ω±1% ±100 ppm/°C precision resistor-to-ground on the board.  
HDMI1: a 499Ω (±1% tolerance) resistor-to-ground on the board




		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification:		CP:	I/O: X PUB:
Designer: <JW>	Drawing Title: <b>MCIMX8M-EVKB</b>		
Drawn by: <JW>	Page Title: <b>CPU PHY</b>		
Approved: <Approver>	Size C	Document Number SCH-38820 PDF: SPF-38820	
		Rev A1	
Date: Thursday, April 25, 2019		Sheet 8	of 23


## eMMC 5.0 Footprint




## Hinge Type MicroSD




## QSPI-A



## SYS PMIC/PWR



MX8M PWR		GND			
SEQ	PWR	MIN	TYP	MAX	Curr(mA)
1	NVCC_SNVS	3	3.3	3.6	
2	VDD_SNVS	0.81	0.9	0.99	2
3	RTC_RESET_B				
4	VDD_SNVS/VDDA_OP9	0.81	0.9	0.99	3600
5	VDD_GPU	0.81	0.9/1.0	1.1	2000
6	VDD_VPU	0.81	0.9/1.0	1.1	1000
7	VDD_DRAM	0.81	1.0	1.05	2500
8	VDD_ARM	0.81	0.9/1.0	1.1	4000
9	VDDA_IP8_xxxx	1.62	1.8	1.89	250
10	VDDA_ARM	1.71	1.8	1.89	50
11	NVCC_DRAM	1	1.1/1.2/1.35		
12	NVCC_I3V3	3	3.3	3.6	100
13	NVCC_I1V8	1.65	1.8	1.95	450
14					
15	3.3V PHV	3.069	3.3	3.63	100
16	1.8V PHV	1.674	1.8	1.98	50
17	0.9V PHV	0.837	0.9	0.99	250
18					
19	POR_B				



		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78735-5568 This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: <JW>		Drawing Title: <b>MCIMX8M-EVKB</b>	
Drawn by: <JW>		Page Title: <b>PMIC</b>	
Approved: <Approver>		Date: Thursday, April 25, 2019	Document Number: SCH-38820 PDF: SPF-38820
		Sheet: 10	of: 23
		Rev: A1	


**<Default: eMMC BOOT>, QSPI boot is not supported by ROM**

BMODE[1:0]	BOOT TYPE
00	Boot From Fuses
01	Serial Downloader
10	Internal Boot (Development)
11	Reserved


# Boot Device: eMMC/MicroSD


Internal pullup resistors only support 1 PU res of 27 kOhm;  
Internal pulldown resistor of 90kOhm is always enabled



		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78735-6959	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Drawing Title: <b>ICAP Classification: CP- I/O: X P/B: B</b>		Drawing Title: <b>MCIMX8M-EVKB</b>	
Drawn by: <b>&lt;W&gt;</b>		Part Title: <b>BOOT_CFG</b>	
Approved: <b>&lt;Approver&gt;</b>		Size C Document Number <b>SC9-38820 PDF: SPF-38820</b>	
Date: <b>Thursday, April 25, 2019</b>		Sheet <b>11</b> of <b>23</b>	
New		A1	



# USB3.0/2.0 TYPE-C/HOST




		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78735-8588	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: <JW>	Drawing Title: <b>MCIMX8M-EVKB</b>	ICAP Classification: CP	IUD: X PUB:
Drawn by: <JW>	Page Title: <b>USB</b>	Document Number SCH-38820 PDF: SPF-38820	
Approved: <Approver>	Size C	Rev A1	
Date: Thursday, April 25, 2019		Sheet 12 of 23	

HDMI 2.0a TX


HDMI data EMI/ESD




		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification:		CP:	I/O: X    PUB:
Designer: <JV>	<b>MCIMX8M-EVKB</b>		
Drawn by: <JV>	<b>HDMI</b>		
Approved: <Approver>	Size C	Document Number SCH-38820 PDF: SPF-38820	Rev A1
Date: Thursday, April 25, 2019		Sheet 13	of 23


## Audio DAC

### 24-bit 192kHz Stereo DAC 2Vrms Line Out



		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78755-6598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductor.			
ICAP Classification:		CP:	IUC: X PUBL:
Designer: <JWP>	Drawing Title: <b>MCIMX8M-EVKB</b>		
Drawn by: <JWP>	Page Title: <b>CODEC</b>		
Approved: <Aprover>	Size C	Document Number SCJ-38820 PDF: SPF-38820	Row A1
Date:	Thursday, April 25, 2019	Sheet	14 of 23



RGMII 10/100/1000 Ethernet




Power-on Strapping Pins

PHY PIN	PHY CFG	Default	Definition
RXD0	PHYADDRESS0	0	LED_ACT and RXD3-0 set the lower three bits of the physical address. The upper two bits of the physical address are set to the default, "00".
RXD1	PHYADDRESS1	0	
LED_ACT	PHYADDRESS2	1	
RX_DV	MODE[0]	0	0000 1000 Base-T, RGMI
RXD2	MODE[1]	0	0001 1000 Base-T, RGMI
RX_CLK	MODE[2]	0	0010 1000 Base-T, RGMI, 75Ω
RXD3	MODE[3]	0	0011 1000 Base-T, RGMI, 75Ω
LED_LINK1000	INT_SELECT	1	0: INT; 1: GPIO

Power-on Strapping Pins CFG






**Microcontroller Product Group**  
6501 William Cannon Drive West  
Austin, TX 78735-8598

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

Designer: <JV>	Drawing Title: <b>MCIMX8M-EVKB</b>		
Drawn by: <JV>	Page Title: <b>Ethernet</b>		
Approved: <Approver>	Size C	Document Number SCH-38820 PDF: SPF-38820	Rev A1
Date: Thursday, April 25, 2019			


ICAP Classification: CP IUD: X PUB: 15 of 23


**WiFi/BT 802.11a/b/g/n/ac + Bluetooth 4.1/ EDR**



NOTE:  
This component share PCB package  
When use 9FGV0241 PIN5: GND;PIN7:1.8V  
When use PI6CFGL201BZDIEX PIN5:1.8V;PIN7:3.3V



## PCIe MEMS OSC





		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78735-4598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification:		CP:	IUC: X PUR:
Designer: <JW>	Drawing Title: <b>MC1MX8M-EVKB</b>		
Drawn by: <JW>	Page Title: <b>WIFI/BT</b>		
Approved: <Approver>	Size C	Document Number SCH-38820 PDF: SPF-38820	Rev A1
Date:	Thursday, April 25, 2015	Sheet	16 of 23






### Camera/DSI LCD




## Camera Interface








# NOTE: If Dual Camera worked at the same time with the same sensor, I2C need to be different port to aviode I2C ADDR conflict







		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78735-8588	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductor.			
Designer: <JW>		Drawing Title: <b>MCIMX8M-EVKB</b>	
Drawn by: <JW>		Part Title: <b>MPUMVDS/CSI</b>	
Approved: <Approver>		Size C Document Number SCH-38820 Prod: SPF-38820	
Date: Thursday, April 25, 2019		Sheet 18 of 23	
		Rev A1	

## MicroSD/Infrared/LED





UART-USB DBG




		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
ICAP Classification:		CP:	IUD: X PUB:
Designer: <JW>	Drawing Title: <b>MCIMX8M-EVKB</b>		
Drawn by: <JW>	Page Title: <b>Debug UART</b>		
Approved: <Approver>	Size C	Document Number SCH-38820 PDF: SPF-38820	Rev A1
	Date:	Thursday, April 25, 2019	Sheet 20 of 23

# EXP CN




		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598			
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.					
ICAP Classification: CP: IUD: X PUBL:					
Designer: <JW>		Drawing Title: <b>MCIMX8M-EVKB</b>			
Drawn by: <JW>		Page Title: <b>Expansion CN</b>			
Approved: <Approver>		Size C Document Number SCH-38820 PDF: SPF-38820			Rev A1
Date:		Thursday, April 25, 2019		Sheet	21 of 23

NOTE:

		<b>Microcontroller Product Group</b> 6501 William Cannon Drive West Austin, TX 78735-8598	
<small>This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.</small>			
ICAP Classification: CP: I/O: X PUBL:			
Designer: <JW>		Drawing Title: <b>MCIMX8M-EVKB</b>	
Drawn by: <JW>		Page Title: <b>NOTE</b>	
Approved: <Approver>		Size C	Document Number SCH-38820 PDF: SPF-38820
		Date: Thursday, April 25, 2019	Rev A1
		Sheet 22 of 23	1

# PIN LIST

		<b>Microcontroller Product Group</b> 6501 Wilcoxon Drive West Austin, TX 78752-6508		
		This document contains information proprietary to NXP and shall not be used for engineering design, development or manufacture in whole or in part without the express written permission of NXP Semiconductor.		
<b>CAP Classification:</b> CP: BUC X PLUR				
<b>Designer:</b> -JW-	<b>Drawing Title:</b> <b>CMCMX8M-EVBK</b>			
<b>Drawn by:</b> -JW-	<b>Page Title:</b> <b>IOMLUX</b>			
<b>Approved:</b> -JW-	<b>Size:</b> <b>Standard</b>	<b>Document Number:</b> SCH-38850 PDF: SPK-38830	<b>Rev</b> A1	
<b>Date:</b> Thursday, April 26, 2019		<b>Sheet</b> 25	<b>of</b> 23	