


## **3 Phase PMSM/BLDC Motor Controller with Gate Driver**

### **General Description**

RT7075 series are two-in-one IC which consists of 3 phase motor controller and gate driver required for PMSM/BLDC motor applications.

RT7075 series integrate ARM 32-bit Cortex-M0 core and peripheral circuits to perform FOC and Sensor-less motor control. Many system level peripheral functions, such as ADC, DAC, communication interface, SVPWM, watchdog timer, current sensing, over current protection and thermal shutdown are integrated in order to reduce component count, board space and system cost. Furthermore, RT7075 series drive external power N-Channel MOSFETs or IGBTs in a half-bridge configuration with an external bootstrap network up to 600V. A dead time control prevents shoot-through of the external power N-channel MOSFETs or IGBTs. The RT7075 series are available in a LQFP-48L 7x7 package.

### **Ordering Information**



Note :

Richtek products are :

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

### **Marking Information**

For marking information, contact our sales representative directly or through a Richtek distributor located in your area.

### **RT7075 Version Table**

| Version          | RT7075A | RT7075B | RT7075C |
|------------------|---------|---------|---------|
| Sourcing Current | 290mA   | 125mA   | 70mA    |

### **Features**


- Integrated 3 Phase PMSM/BLDC Controller and Gate Driver
- Sensor-Less, Sine-Wave Field Oriented Control (FOC)
- Protections : Over Current , UVLO and Thermal Shutdown
- PMSM/BLDC Motor Controller :
  - ▶ ARM 32-bit Cortex-M0 CPU, Frequency up to 60MHz
  - ▶ Memories Size : 16KB MTP, Internal ROM with embedded motor control library and 4KB SRAM
  - ▶ Power Management : Normal Sleep and Deep Sleep
  - ▶ Programming Soft Start
  - ▶ Communication Interface : I<sup>2</sup>C and UART
  - ▶ Programmable Clock for PFC control
  - ▶ 10-Channel 10-bit ADC
  - ▶ 1-Channel Current Type 6-bit DAC
  - ▶ 1-Channel Voltage Type 8-bit DAC
- Gate Driver :
  - ▶ Floating Channel Designed for Bootstrap Operation up to 600V
  - ▶ Sourcing/Sinking Current :
    - RT7075A : 290mA/600mA
    - RT7075B : 125mA/600mA
    - RT7075C : 70mA/600mA
  - ▶ Built in UVLO Functions for All Channels
  - ▶ Matched Propagation Delays for All Channels
  - ▶ V<sub>V15V</sub> and V<sub>VBUVW</sub> Supply Range : 13V to 20V
  - ▶ Shoot Through Prevention

### **Applications**

- PMSM/BLDC motor
- Pedestal fan
- Ceiling fan
- Air conditioner indoor/outdoor fan
- Pump


## Pin Configurations

(TOP VIEW)



LQFP-48L 7x7

# Typical Application Circuit



## Functional Pin Description

| Pin No. | Pin Name | Type | Pin Function                                   |
|---------|----------|------|--|
| 1       | P0_11    | DIO  | Pin 11 of GPIO Port 0.                         |
|         | MON1     | DO   | Internal Digital Signal Monitoring Output Pin. |
|         | UART_TX  | DO   | UART Transmitting Pin.                         |
|         | I2C_SDA  | DIO  | I2C Data Pin.                                  |
|         | ISP_SDA  | DIO  | In System Programming Data Input Pin.          |
| 2       | RSTN     | DI   | Pad Reset Pin.                                 |
| 3       | DVSS     | GND  | Digital Ground.                                |
| 4       | V1P8     | P    | 1.8V Power Pin.                                |
| 5       | AVSS     | GND  | Analog Ground.                                 |
| 6       | V5V      | P    | 5V Power Pin.                                  |
| 7       | AD9      | AIO  | ADC Channel 9 Input Pin.                       |
|         | AD9      | AIO  | Current Type DAC Input Pin. (Sink type)        |
|         | P1_9     | DIO  | Pin 9 of GPIO Port 1.                          |
| 8       | AD8      | AIO  | ADC Channel 8 Input Pin.                       |
|         | AD8      | AIO  | Voltage Type DAC Output Pin.                   |
|         | P1_8     | DIO  | Pin 8 of GPIO Port 1.                          |
| 9       | AD7      | AIO  | ADC Channel 7 Input Pin.                       |
|         | P1_7     | DIO  | Pin 7 of GPIO Port 1.                          |
| 10      | DVSS     | GND  | Digital Ground.                                |
| 11      | AD6      | AIO  | ADC Channel 6 Input Pin.                       |
|         | P1_6     | DIO  | Pin 6 of GPIO Port 1.                          |
| 12      | AD5      | AIO  | ADC Channel 5 Input Pin.                       |
|         | P1_5     | DIO  | Pin 5 of GPIO Port 1.                          |
| 13      | AD4      | AIO  | ADC Channel 4 Input Pin.                       |
|         | P1_4     | DIO  | Pin 4 of GPIO Port 1.                          |
| 14      | AD3      | AIO  | ADC Channel 3 Input Pin.                       |
|         | P1_3     | DIO  | Pin 3 of GPIO Port 1.                          |
| 15      | AD2      | AIO  | ADC Channel 2 Input Pin.                       |
|         | P1_2     | DIO  | Pin 2 of GPIO Port 1.                          |
| 16      | AD1      | AIO  | ADC Channel 1 Input Pin.                       |
|         | P1_1     | DIO  | Pin 1 of GPIO Port 1.                          |
| 17      | AD0      | AIO  | ADC Channel 0 Input Pin.                       |
|         | P1_0     | DIO  | Pin 0 of GPIO Port 1.                          |
| 18      | DVSS     | GND  | Digital Ground.                                |
| 19      | COM      | PGND | Gate Driver Power Ground.                      |

| Pin No.                           | Pin Name | Type | Pin Function   |
|-----------------------------------|----------|------|--|
| 20                                | LOU      | HVO  | Low-Side Gate Control Signal of Phase A.             |
| 21, 42                            | NC       | --   | No Internal Connection.                              |
| 22                                | LOW      | HVO  | Low-Side Gate Control Signal of Phase C.             |
| 23                                | LOV      | HVO  | Low-Side Gate Control Signal of Phase B.             |
| 24, 25, 29, 30,<br>34, 35, 39, 40 | NC       | --   | For H-V Rule.  |
| 26                                | VSW      | HVI  | High-Side Floating Supply Offset Voltage of Phase C. |
| 27                                | HOW      | HVO  | High-Side Gate Control Signal of Phase C.            |
| 28                                | VBW      | HVI  | High-Side Floating Supply Voltage of Phase C.        |
| 31                                | VSV      | HVI  | High-Side Floating Supply Offset Voltage of Phase B. |
| 32                                | HOV      | HVO  | High-Side Gate Control Signal of Phase B.            |
| 33                                | VBV      | HVI  | High-Side Floating Supply Voltage of Phase B.        |
| 36                                | VSU      | HVI  | High-Side Floating Supply Offset Voltage of Phase A. |
| 37                                | HOU      | HVO  | High-Side Gate Control Signal of Phase A.            |
| 38                                | VBU      | HVI  | High-Side Floating Supply Voltage of Phase A.        |
| 41                                | V15V     | P    | 15V Power Pin.                                       |
| 43                                | P0_6     | DIO  | Pin 6 of GPIO Port 0.                                |
|                                   | UART_RX  | DI   | UART Receiving Pin.                                  |
|                                   | PCLKP    | DO   | Programmable Clock Positive Output Pin.              |
|                                   | T2       | DI   | T2 External Enable or external Clock Input Pin.      |
| 44                                | P0_7     | DIO  | Pin 7 of GPIO Port 0.                                |
|                                   | UART_TX  | DO   | UART Transmitting Pin.                               |
|                                   | PCLKN    | DO   | Programmable Clock Negative Output Pin.              |
|                                   | T1       | DI   | T1 External Enable or External Clock Input Pin.      |
| 45                                | P0_8     | DIO  | Pin 8 of GPIO Port 0.                                |
|                                   | I2C_SCL  | DIO  | I2C Clock Pin.                                       |
|                                   | T0       | DI   | T0 External Enable or External Clock Input Pin.      |
| 46                                | P0_9     | DIO  | Pin 9 of GPIO Port 0.                                |
|                                   | I2C_SDA  | DIO  | I2C Data Pin.  |
| 47                                | P0_15    | DIO  | Pin 15 of GPIO Port 0.                               |
|                                   | T0       | DI   | T0 External Enable or External Clock Input Pin.      |
|                                   | T1       | DI   | T1 External Enable or External Clock Input Pin.      |
|                                   | T2       | DI   | T2 External Enable or External Clock Input Pin.      |
|                                   | VPP      | P    | 8V Input Power for MTP Fast Programming.             |

| Pin No. | Pin Name | Type | Pin Function                                   |
|---------|----------|------|--|
| 48      | P0_10    | DIO  | Pin 10 of GPIO Port 0.                         |
|         | MON0     | DO   | Internal Digital Signal Monitoring Output Pin. |
|         | UART_RX  | DI   | UART Receiving Pin.                            |
|         | I2C_SCL  | DIO  | I2C Clock Pin.                                 |
|         | ISP_SCL  | DI   | In System Programming Clock Input Pin.         |

IO Type Definition :

DIO : Digital input/output pin.

DI : Digital input pin.

DO : Digital output pin.


AIO : Analog input/output pin.

P : Power pin.

HVI : High voltage input pin.

HVO : High voltage output pin.

## Function Block Diagram



**Absolute Maximum Ratings** (Note 1)

|   |  |
|---|--|
| • Supply Input Voltage, V <sub>V15V</sub> -----                                   | –0.3V to 25V                           |
| • Supply Input Voltage, V <sub>V5V</sub> -----                                    | –0.7V to 5.5V                          |
| • V <sub>SU/V/W</sub> to DVSS -----   | –0.3V to 625V                          |
| • V <sub>BU/V/W</sub> to V <sub>SU/V/W</sub> , V <sub>BU/V/W</sub> -----          | –0.3V to 25V                           |
| • H <sub>OU/V/W</sub> to V <sub>SU/V/W</sub> -----                                | –0.3V to (V <sub>VBU/V/W</sub> + 0.3V) |
| • L <sub>OU/V/W</sub> to DVSS -----   | –0.3V to (V <sub>V15V</sub> + 0.3V)    |
| • Allowable V <sub>SU/V/W</sub> Voltage Slew Rate, dV <sub>SU/V/W</sub> /dt ----- | –50V/ns to 50V/ns                      |
| • Voltage of I/O Pin and RST Pin with Respect to GND, V <sub>VIH</sub> -----      | –0.2V to V <sub>V5V</sub> + 0.2V       |
| • Analog Input Voltage, V <sub>AN</sub> -----                                     | –0.2V to V <sub>V5V</sub> + 0.2V       |
| • Power Dissipation, P <sub>D</sub> @ T <sub>A</sub> = 25°C                       |  |
| LQFP-48L 7x7 -----  | 1.49W                                  |
| • Package Thermal Resistance (Note 2)   |  |
| LQFP-48L 7x7, $\theta_{JA}$ -----   | 67°C/W                                 |
| • Junction Temperature -----  | 150°C                                  |
| • Lead Temperature (Soldering, 10 sec.) -----                                     | 260°C                                  |
| • Storage Temperature Range -----   | –65°C to 150°C                         |
| • ESD Susceptibility (Note 3)   |  |
| HBM (Human Body Model) -----  | 2kV                                    |
| MM (Machine Model) -----  | 200V                                   |

**Recommended Operating Conditions** (Note 4)

|   |                        |
|---|------------------------|
| • V <sub>V15V</sub> Supply Voltage, V <sub>V15V</sub> -----           | 13V to 20V             |
| • V <sub>BU/V/W</sub> to V <sub>SU/V/W</sub> , V <sub>BSx</sub> ----- | 13V to 20V             |
| • V <sub>SU/V/W</sub> to DVSS -----                                   | 0 to 600V              |
| • H <sub>OU/V/W</sub> to V <sub>SU/V/W</sub> -----                    | 0 to V <sub>BSx</sub>  |
| • L <sub>OU/V/W</sub> to DVSS -----                                   | 0 to V <sub>V15V</sub> |
| • Supply Input Voltage, V <sub>V5V</sub> -----                        | 4.5V to 5.5V           |
| • Supply Input Voltage, V <sub>PP</sub> -----                         | 8V                     |
| • LDO capacitor on V1P8 -----   | 1 $\mu$ F              |
| • Minimum time period of RSTN, T <sub>RSTN</sub> -----                | 100 $\mu$ s            |
| • Junction Temperature Range -----                                    | –40°C to 125°C         |
| • Ambient Temperature Range -----                                     | –40°C to 85°C          |



## Electrical Characteristics

( $V_{V15V} = V_{VBU/VW} = 15V$ ,  $V_{V5V} = 5V$ ,  $T_A = 25^\circ C$ , unless otherwise specified)

| Parameter   | Symbol               | Test Conditions  | Min | Typ  | Max | Unit |
|---|----------------------|--|-----|------|-----|------|
| <b>Clock Section</b>  |                      |  |     |      |     |      |
| System Frequency  | f <sub>SCLK</sub>    |  | --  | 50   | --  | MHz  |
| Slow Clock for Sleep Mode   | f <sub>LCLK</sub>    |  | --  | 80   | --  | kHz  |
| <b>Power Management Section</b>   |                      |  |     |      |     |      |
| Turn-On Voltage of V5V  | V <sub>V_ON</sub>    |  | --  | 4.15 | --  | V    |
| V5v On-Off Hysteresis   | V <sub>5_hys</sub>   | Turn-Off Voltage = V <sub>5V_ON</sub> - V <sub>5V_hys</sub>          | --  | 0.3  | --  | V    |
| LDO Output for Internal Operation Voltage                               | V <sub>1p8</sub>     | Full speed operation w/i external 20mA sink, CV <sub>1p8</sub> > 1μF | --  | 1.8  | --  | V    |
| 1.8V Under Voltage to Reset MCU   | V <sub>1p8_UV</sub>  |  | --  | 1.3  | --  | V    |
| De-Bounce Time of 1.8V Under Voltage to Reset MCU                       | t <sub>1p8_UV</sub>  |  | --  | 50   | --  | μs   |
| V5v Current at Operation Mode   | I <sub>5V_OPER</sub> | 20kHz PWM output, room temp, 25°C                                    | --  | 15   | --  | mA   |
| V5v Current at Normal Sleep Mode  | I <sub>5V_NSLP</sub> | Room temp, 25°C  | --  | 10   | --  | mA   |
| V5v Current at Deep Sleep Mode  | I <sub>5V_DSLP</sub> | Room temp, 25°C  | --  | 320  | --  | μA   |
| <b>ADC Section (0~4V, 10-bit, single end mode, gain = 1)</b>            |                      |  |     |      |     |      |
| Minimum Conversion Voltage  | V <sub>I_MIN</sub>   | Code 000h  | --  | 0    | --  | V    |
| Maximum Conversion Voltage  | V <sub>I_MAX</sub>   | Code 3FFh  | --  | 4    | --  | V    |
| <b>OCDAC Section (0V~4V, 8-Bit for short current and OC protect)</b>    |                      |  |     |      |     |      |
| Minimum Conversion Voltage  | V <sub>O_MIN</sub>   | Code 00h   | --  | 0    | --  | V    |
| Maximum Conversion Voltage  | V <sub>O_MAX</sub>   | Code FFh   | --  | 4    | --  | V    |
| DAC Offset  | V <sub>offset</sub>  |  | --  | 0    | --  | mV   |
| <b>VDAC Section (0V~3V, 8-bit for other protect, output, and debug)</b> |                      |  |     |      |     |      |
| Minimum Conversion Voltage  | V <sub>O_MIN</sub>   | Code 00h   | --  | 0    | --  | V    |
| Maximum Conversion Voltage  | V <sub>O_MAX</sub>   | Code FFh   | --  | 3    | --  | V    |
| DAC Offset  | V <sub>offset</sub>  |  | --  | 0    | --  | mV   |
| Output Resistance of DAC  | R <sub>o</sub>       |  | --  | 1k   | --  | Ω    |

| Parameter  | Symbol  | Test Conditions                 | Min | Typ | Max | Unit       |
|--|---------|---------------------------------|-----|-----|-----|------------|
| <b>IDAC Section (0-100<math>\mu</math>A, 6-Bit for current sink)</b> |         |                                 |     |     |     |            |
| IDAC Output Bias Voltage Range                                       | Vibias  |                                 | 0.2 | --  | 5   | V          |
| Minimum Sink Current   | IO_MIN  | Code 00h, Vibias = 2.5V         | 0   | 0   | 0.1 | $\mu$ A    |
| Maximum Sink Current   | IO_MAX  | Code FFh, Vibias = 2.5V         | --  | 126 | --  | $\mu$ A    |
| Average Current Step   | ILSB    | Test : (li_min-li_max)/( 256-1) | --  | 2   | --  | $\mu$ A    |
| DAC Offset   | Ioffset |                                 | --  | 0   | --  | $\mu$ A    |
| <b>Current Limit Comparator Section (Short and OC)</b>               |         |                                 |     |     |     |            |
| Comparator Offset  | Voffset |                                 | -10 | 0   | 10  | mV         |
| Input Voltage Range of Comparator                                    | Vin     |                                 | 1   | --  | 4   | V          |
| <b>General Purposed Comparator</b>                                   |         |                                 |     |     |     |            |
| Comparator Offset  | Voffset |                                 | -5  | 0   | 5   | mV         |
| Input Voltage Range of Comparator                                    | Vin     |                                 | 0   | --  | 3   | V          |
| <b>IO of P0_6~P0_7 Section</b>                                       |         |                                 |     |     |     |            |
| Positive Going Threshold Voltage                                     | VIH     |                                 | --  | 3   | --  | V          |
| Negative Going Threshold Voltage                                     | VIL     |                                 | --  | 2   | --  | V          |
| Hysteresis (VIH – VIL)   | VH      |                                 | --  | 0.9 | --  | V          |
| Pull-Down Resistor   | RDOWN   |                                 | --  | 40  | --  | k $\Omega$ |
| High Level Output Current  | IOH     | @ 0.8xV5V                       | --  | 15  | --  | mA         |
| Low Level Output Current   | IoL     | @ 0.2xV5V                       | --  | 40  | --  | mA         |
| <b>IO of P0_8~P0_11 section</b>                                      |         |                                 |     |     |     |            |
| Input High Voltage   | VIH     |                                 | --  | 3   | --  | V          |
| Input Low Voltage  | VIL     |                                 | --  | 2   | --  | V          |
| Hysteresis (VIH – VIL)   | VH      |                                 | --  | 0.9 | --  | V          |
| Pull-Up Resistor   | RUP     |                                 | --  | 70  | --  | k $\Omega$ |
| High Level Output Current  | IOH     | @ 0.8xV5V                       | --  | 8   | --  | mA         |
| Low Level Output Current   | IoL     | @ 0.2xV5V                       | --  | 20  | --  | mA         |
| <b>IO of AD0~AD9 section</b>   |         |                                 |     |     |     |            |
| Positive Going Threshold Voltage                                     | VIH     |                                 | --  | 2   | --  | V          |
| Negative Going Threshold Voltage                                     | VIL     |                                 | --  | 1   | --  | V          |
| Hysteresis (VIH – VIL)   | VH      |                                 | --  | 1   | --  | V          |
| Current Source for External Bias                                     | IBIAS   |                                 | --  | 100 | --  | $\mu$ A    |

| Parameter   | Symbol                  | Test Conditions   | Min                   | Typ                  | Max | Unit |
|---|-------------------------|---|-----------------------|----------------------|-----|------|
| <b>I<sup>2</sup>C Interface Section</b>               |                         |   |                       |                      |     |      |
| I <sup>2</sup> C Clock Cycle Time                     | t <sub>SCL</sub>        |   | t <sub>sys</sub> x 80 | --                   | --  | ns   |
| I <sup>2</sup> C Start Bit Setup Time                 | t <sub>START</sub>      |   | --                    | t <sub>SCL</sub> / 2 | --  | ns   |
| I <sup>2</sup> C Stop Bit Setup Time                  | t <sub>STOP</sub>       |   | --                    | t <sub>SCL</sub> / 2 | --  | ns   |
| I <sup>2</sup> C Data Setup Time                      | t <sub>SETUP</sub>      |   | --                    | t <sub>sys</sub>     | --  | ns   |
| I <sup>2</sup> C Data Hold Time                       | t <sub>HOLD</sub>       |   | --                    | t <sub>sys</sub>     | --  | ns   |
| <b>Low Side Power Supply Section</b>                  |                         |   |                       |                      |     |      |
| V15V Under-Voltage Lockout Threshold (On)             | V <sub>THON_V15V</sub>  |   | 9                     | 10.5                 | 12  | V    |
| V15V Under-Voltage Lockout Threshold (Off)            | V <sub>THOFF_V15V</sub> |   | 8                     | 9.5                  | 11  | V    |
| V15V Under-Voltage Lockout Hysteresis                 | V <sub>HYS_V15V</sub>   |   | --                    | 1                    | --  | V    |
| V15V Quiescent Current                                | I <sub>Q_V15V</sub>     | Gate driver output low.   | --                    | 1000                 | --  | μA   |
| V15V Operating Current                                | I <sub>P_V15V</sub>     | f <sub>XLIN</sub> = 20kHz, HOU/V/W & LOU/V/W = Open   | --                    | 1000                 | --  | μA   |
| <b>Bootstrapped Power Supply Section</b>              |                         |   |                       |                      |     |      |
| VBU/V/W-VSU/V/W Under-Voltage Lockout Threshold (On)  | V <sub>THON_VBSX</sub>  |   | 9                     | 10.5                 | 12  | V    |
| VBU/V/W-VSU/V/W Under-Voltage Lockout Threshold (Off) | V <sub>THOFF_VBSX</sub> |   | 8                     | 9.5                  | 11  | V    |
| VBU/V/W-to-VSU/V/W Quiescent Current for Each Channel | I <sub>Q_VBSX</sub>     | Gate driver output low.   | --                    | 100                  | 200 | μA   |
| VBU/V/W-VSU/V/W Under-Voltage Lockout Hysteresis      | V <sub>HYS_VBSX</sub>   |   | --                    | 1                    | --  | V    |
| VSU/V/W Leakage Current                               | I <sub>VSX</sub>        | V <sub>BU/V/W</sub> = V <sub>SU/V/W</sub> = 600V  | --                    | --                   | 50  | μA   |
| VBU/V/W-to-VSU/V/W Operating Current                  | I <sub>OP_VBSX</sub>    | f <sub>XHIN</sub> = 20kHz, HOX, LOX = Open  | --                    | --                   | 600 | μA   |
| <b>Gate Driver Output Section (HOU/V/W, LOU/V/W)</b>  |                         |   |                       |                      |     |      |
| High Side / Low Side Output Voltage                   | VOH                     | I <sub>O</sub> = 0mA, V <sub>VBU/V/W</sub> - V <sub>HOU/V/W</sub> , V15V - V <sub>LOU/V/W</sub>           | --                    | 50                   | 200 | mV   |
|   | VOL                     | I <sub>O</sub> = 0mA, V <sub>HOU/V/W</sub> -V <sub>VSU/V/W</sub> , V <sub>LOU/V/W</sub> -V <sub>COM</sub> | --                    | 20                   | 100 | mV   |
| HOU/V/W and LOU/V/W Sourcing Current                  | IO+                     | Gate driver output high, V <sub>HOU/V/W</sub> = V <sub>LOU/V/W</sub> = 0V, PW < 10μs                      | RT7075A               | --                   | 290 | mA   |
|   |                         |   | RT7075B               | --                   | 125 |      |
|   |                         |   | RT7075C               | --                   | 70  |      |
| HOU/V/W and LOU/V/W Sinking Current                   | IO-                     | Gate driver output low, V <sub>HOU/V/W</sub> = V <sub>LOU/V/W</sub> = V <sub>V15V</sub> , PW < 10μs       | --                    | 600                  | --  | mA   |

## Dynamic Electrical Characteristics

( $V_{V15V} = V_{VBU/VW} = 15V$ ,  $V_{V5V} = 5V$ ,  $V_{VSU/VW} = GND$ ,  $C_L = 1000pF$ ,  $T_A = 25^\circ C$ , unless otherwise specified)

| Parameter                                | Symbol | Test Conditions | Min | Typ | Max | Unit |
|--|--------|-----------------|-----|-----|-----|------|
| Gate Driver Output Turn-On Rising Time   | $t_r$  | RT7075A         | --  | 70  | --  | ns   |
|  |        | RT7075B         | --  | 300 | --  |      |
|  |        | RT7075C         | --  | 550 | --  |      |
| Gate Driver Output Turn-Off Falling Time | $t_f$  |                 | --  | 35  | --  | ns   |
| Gate Driver Output Dead Time             | DT     |                 | --  | 500 | --  | ns   |


**Note 1.** Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

**Note 2.**  $\theta_{JA}$  is measured at  $T_A = 25^\circ C$  on a high effective thermal conductivity four-layer test board per JEDEC 51-7.

**Note 3.** Devices are ESD sensitive. Handling precaution is recommended.

**Note 4.** The device is not guaranteed to function outside its operating conditions.

## Outline Dimension



| Symbol | Dimensions In Millimeters |       | Dimensions In Inches |       |
|--------|---------------------------|-------|----------------------|-------|
|        | Min.                      | Max.  | Min.                 | Max.  |
| A      | 1.400                     | 1.600 | 0.055                | 0.063 |
| A1     | 0.050                     | 0.150 | 0.002                | 0.006 |
| A2     | 1.350                     | 1.450 | 0.053                | 0.057 |
| b      | 0.170                     | 0.270 | 0.007                | 0.011 |
| C      | 0.090                     | 0.200 | 0.004                | 0.008 |
| D      | 8.800                     | 9.200 | 0.346                | 0.362 |
| E      | 8.800                     | 9.200 | 0.346                | 0.362 |
| D1     | 6.900                     | 7.100 | 0.272                | 0.280 |
| E1     | 6.900                     | 7.100 | 0.272                | 0.280 |
| e      | 0.500                     |       | 0.020                |       |
| L      | 0.450                     | 0.750 | 0.018                | 0.030 |
| L1     | 0.800                     | 1.200 | 0.031                | 0.047 |

**L-Type 48-Lead QFP 7x7 Plastic Package**

**Datasheet Revision History**

| Version | Date      | Item  | Description   |
|---------|-----------|---|---------------|
| P00     | 2015/6/2  |   | First Edition |
| P01     | 2015/6/18 | Features<br>Pin Configurations<br>Typical Application Circuit<br>Functional Pin Description<br>Recommended Operating Conditions<br>Electrical Characteristics | Modify        |
| P02     | 2015/9/3  | General Description<br>Features<br>Ordering Information<br>Absolute Maximum Ratings<br>Version Table (Add)<br>Electrical Characteristics                      | Modify        |

**Richtek Technology Corporation**14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.